# PCI-DIO96

# **DIGITAL INPUT/OUTPUT**

# **User's Manual**

Revision 2 November, 2000

# TABLE OF CONTENTS

<b>1 INTRODUCTION</b>
<b>2 INSTALLATION</b>
<b>3 I/O CONNECTIONS</b>
3.1 CABLES AND SCREW TERMINAL BOARDS
3.2 CONNECTOR DIAGRAM
3.3 SIGNAL CONNECTION CONSIDERATIONS
3.4 CIO-ERB24 & SSR-RACK24 CONNECTIONS7
4 SOFTWARE
4.1 UNIVERSAL LIBRARY
4.2 PACKAGED APPLICATION PROGRAMS
<b>5 REGISTER MAPS</b>
5.1 BADR0
5.2 BADR1
5.2.1 INTCSR Configure9
5.3 BADR2 10
5.4 BADR3
5.4.1 Group 0 8255 Configuration & Data
5.4.2 Group 1 8255 Configuration & Data
5.4.3 Group 2 8255 Configuration & Data
5.4.4 Group 3 8255 Configuration & Data
5.4.5 8254 Configuration & Data
5.4.6 8255 Interrupt Source Configure
5.4.7 Counter Interrupt Source Configure
<b>6 SPECIFICATIONS</b>
7 ELECTRONICS AND INTERFACING
7.1 PULL UP & PULL DOWN RESISTORS
7.2 TTL TO SOLID STATE RELAYS
7.3 VOLTAGE DIVIDERS

This page is blank.

# **1 INTRODUCTION**

The PCI-DIO96 is a 96-bit line digital I/O board. The board provides the 96 bits in four 24-bit groups. Each group provides an 8-bit port A and port B, as well as an 8-bit port C that can be split into independent 4-bit port C-HI and a 4-bit port C-LO. See Figure 1-1 below.

On power up and reset, all I/O bits are set to input mode. If you are using the board to control items that must be OFF on reset, you will need to install pull-down resistors. Provisions have been made on the board to allow users to quickly and easily install SIP resistor networks in either pull-up or pull-down configurations.




Figure 1-1. PCI-DIO96 Block Diagram

# **2** INSTALLATION

The PCI-DIO96 boards are completely plug-and-play. There are no switches or jumpers on the board. All board addresses are set by your computer's plug-and-play software.

*Insta*Cal is the installation, calibration and test software supplied with your data acquisition / IO hardware. Refer to the *Extended Software Installation Manual* to install *Insta*Cal.

If you need it, there is some on-line help in the InstaCal program.

Owners of the Universal Library should read the manual and examine the example programs prior to attempting any programming tasks.

# **3 I/O CONNECTIONS**

### 3.1 CABLES AND SCREW TERMINAL BOARDS

The board has a 100-pin, high-density Robinson-Nugent male connector (Figure 3-1). A C100FF-x cable is used to split the 100 I/O lines into two, 50-wire cables. One connector has pins 1 to 50, the other has 51 to 100. The two I/O connectors can be connected directly to two screw-terminal boards such as the CIO-MINI50, CIO-TERM100, CIO-SPADE50 or SCB-50. See Figures 3-2 and 3-3 for configuration and pin out.

#### 3.2 CONNECTOR DIAGRAM

The PCI-DIO96 I/O connector is a 100-pin type connector accessible from the rear of the PC at the expansion backplate See Figure 3-1 below for the board pin out.




Figure 3-1. PCI-DIO96 100-Pin Connector Pin Out




Figure 3-2. Cable C100FF-xx Configuration




Figure 3-3. Pin Translation - Pins 51 to 100 DI/O Signals

#### 3.3 SIGNAL CONNECTION CONSIDERATIONS

All the digital inputs on the PCI-DIO96 are 8255 CMOS TTL. The PCI-DIO96 output signals are 8255 CMOS.

OMEGA Engineering Inc. offers a wide variety of digital signal conditioning products that provide an ideal interface between high voltage and/or high current signals and the PCI-DIO96. If you need control or monitor non-TTL level signals with your board, please refer to our catalog or our web site for the following products:

CIO-ERB series, electromechanical relay output boards CIO-SERB series, 10A electromechanical relay output boards SSR-RACK series solid state relay I/O module racks

A description of digital interfacing is in the Interface Electronics section.

#### **IMPORTANT NOTE**

The 82C55 digital I/O chip initializes all ports as inputs on powerup and reset. A TTL input is a high impedance input. If you connect another TTL input device to the 82C55 it could be turned ON or OFF every time the 82C55 is reset. Remember, the 82C55 is reset to the INPUT mode.

There are positions for pull-up and pull-down resistor packs on your PCI-DIO96 board. To implement these, please refer to section 7.1.

# 3.4 CIO-ERB24 & SSR-RACK24 CONNECTIONS

PCI-DIO96 boards provide digital I/O in two major groups of 48 bits each (96 total, but each side of the C100FF-xx cable provides 48 bits). However, many popular relay and SSR boards provide only 24-bits of I/O. The CIO-ERB24 and SSR-RACK24 each implements a connector scheme where all 96 bits of the PCI-DIO96 board may be used to control relays and/or SSRs. This configuration is shown in Figure 3-4 below. The 24-bits of digital I/O on PCI-DIO96 connector pins 1-24 (base address +0 through +3) control the first relay board. The 24-bits on pins 25-50 will control the second relay/SSR board on the daisy chain and so on up to 100 pins.




Figure 3-4. Relay Rack Cabling

# **4 SOFTWARE**

We highly recommend that users take advantage of our Universal Library package's easy-to-use programming interfaces. However, if you are an experienced programmer, and wish to read and write directly to the board, we have provided a detailed register map in the next chapter.

#### 4.1 UNIVERSAL LIBRARY

The Universal Library provides complete access to the PCI-DIO96 functions from a range of programming languages. If you are planning to write programs, or would like to run the example programs for Visual Basic or any other language, please turn now to the Universal Library manual.

#### 4.2 PACKAGED APPLICATION PROGRAMS

Most packaged application programs, such as SoftWIRE, DAS Wizard and HP-VEE have drivers for the PCI-DIO96. If the package you own does not appear to have drivers for the boards, please fax or e-mail the package name and the revision number from the install disks. We will research the package for you and advise how to utilize the PCI-DIO96 boards with the driver available.

Some application drivers are included with the Universal Library package, but not with the application package. If you have purchased an application package directly from the software vendor, you may need to purchase our Universal Library and drivers. Please contact us for more information on this topic.

# 5 REGISTER MAPS

The PCI Controller, a PLX-9052, has four configuration, control, and status registers (Table 5-1). They are described in the following section.

I/O Region	Function	Operations
BADR0	PCI memory-mapped configuration	32-bit double word
	registers	
BADR1	PCI I/O-mapped config. registers	32-bit double word
BADR2	N/A	N/A
BADR3	Digital I/O registers	8-bit byte

Table 5-1. I/O Region Register Operations

#### 5.1 BADR0

BADR0 is reserved for the PLX-9052 configuration registers. There is no reason to access this region of I/O space.

#### 5.2 BADR1

BADR1 is a 32 bit register for control and configuration of interrupts.

#### 5.2.1 INTCSR Configure

BADR1 +4C hex

32:15	14	13	12	11	10	9	8
Х	Х	Х	ISAMD	Х	INTCLR	Х	LEVEL/EDGE

#### **READ/WRITE**

7	6	5	4	3	2	1	0
Х	PCINT	Х	Х	Х	INT	INTPOL	INTE

Note: For applications requiring edge triggered interrupts (LEVEL/EDGE bit 8 = 1), the user must configure the INTPOL bit for active high polarity (bit 1=1). The INTCSR (Interrupt Control/Status Register) controls the interrupt features of the PLX-9052 controller. As with all of the PLX-9052 registers, it is 32-bits in length. Since the rest of the register have specific control functions, those bits must be masked off in order to access the specific interrupt control functions listed below.

Interrupt enable (local): 0 = disabled, 1 = enabled (default)
Interrupt polarity: 0 = active low (default), 1 = active high
Interrupt status: 0 = interrupt not active, $1 = $ interrupt active
PCI interrupt enable: 0 = disabled (default), $1 = $ enabled
Interrupt trigger control: 0 = level triggered mode (default), $1 =$ edge triggered mode
Interrupt clear (edge triggered mode only): 0 = N/A, 1 = clear interrupt
ISA mode enable control (must be set to 1) 0 = ISA mode disabled, $1 = ISA$ mode enabled (default)

# 5.3 BADR2

BADR2 is not used.

# 5.4 BADR3

BADR3 is an 8-bit data bus for reading, writing and control of the individual 82C55 chips and the 82C54. Refer to Table 5-2 for register offsets.

REGISTER	Table 5-2. BADR3 Regi <b>READ FUNCTION</b>	WRITE FUNCTION
BADR3 + 0	Group 0 Port A Data	Group 0 Port A Data
BADR3 + 1	Group 0 Port B Data	Group 0 Port B Data
BADR3 + 2	Group 0 Port C Data	Group 0 Port Data
BADR3 + 3	Group 0 Configure	Group 0 Configure
BADR3 + 4	Group 1 Port A Data	Group 1 Port A Data
BADR3 + 5	Group 1 Port B Data	Group 1 Port B Data
BADR3 + 6	Group 1 Port C Data	Group 1 Port C Data
BADR3 + 7	Group 1 Configure	Group 1 Configure
BADR3 + 8	Group 2 Port A Data	Group 2 Port A Data
BADR3 + 9	Group 2 Port B Data	Group 2 Port B Data
BADR3 + A	Group 2 Port C Data	Group 2 Port C Data
BADR3 + B	Group 2 Configure	Group 2 Configure
BADR3 + C	Group 3 Port A Data	Group 3 Port A Data
BADR3 + D	Group 3 Port B Data	Group 3 Port B Data
BADR3 + E	Group 3 Port C Data	Group 3 Port C Data
BADR3 + F	Group 3 Configure	Group 3 Configure
BADR3 + 10h	Counter 1	Counter 1
BADR3 + 11h	Counter 2	Counter 2
BADR3 + 12h	N/A	N/A
BADR3 + 13h	Counter Configuration	Counter Configure
BADR3 + 14h	Interrupt Control 1	Interrupt Control 1
BADR3 + 15h	Interrupt Control 2	Interrupt Control 2

Table 5-2. BADR3 Registers

The 82C55 may be programmed to operate in Input/Ouput (mode 0), Strobed Input/Ouput (mode 1) or Bi-Directional Bus (mode 2). The following information describes mode 0 operation. Users needing information regarding other modes of operation should refer to an Intel or Intersil 82C55 data sheet.

Upon power-up, an 82C55 is reset and defaults to the input mode. No further programming is needed to use the 24 lines of an 82C55 as TTL inputs.

#### 5.4.1 Group 0 8255 Configuration & Data

#### **GROUP 0, PORT A DATA**

BADR3 + 0

READ/WRITE

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

#### **GROUP 0, PORT B DATA**

#### BADR3 + 1

**READ/WRITE** 

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

#### **GROUP 0, PORT C DATA**

BADR3 + 2

READ/WRITE

7	6	5	4	3	2	1	0
C8	C7	C6	C5	C4	C3	C2	C1
CH4	CH3	CH2	CH1	CL4	CL3	CL2	CL1

#### **GROUP 0 CONFIGURE**

BADR3 + 3

**READ/WRITE** 

7	6	5	4	3	2	1	0
MS	M3	M2	А	СН	M1	В	CL

This register is used to configure the Group 0 ports as either input or output, and configures the operating mode to mode 0, 1 or 2. The following describes configuration for mode 0. See the Intel or Harris 8255 data sheets for information on other modes of operation

#### 8255 MODE 0 CONFIGURATION

#### 1. Output Ports

In mode 0 configuration, 82C55 ports can be configured as outputs, holding the data written to them. For example, to set all three ports (A, B, & C) of Group 0 to output mode, write the value 80 hex to BADR3 + 3 (refer to Table 5-3 below). The user is then able to read the current state of the output port by simply reading the address corresponding to that port.

#### 2. Input Ports

In mode 0 configuration, the 82C55 ports can be configured as inputs, reading the state of the inputs lines. For example, to set all of the ports of Group 0 to the input mode, write the value 9B hex to BADR3 + 3.

	Pı	ogramn	ning Cod	les			Val	lues	
D4	D3	D1	D0	Hex	Dec	Α	В	CU	CL
0	0	0	0	80	128	OUT	OUT	OUT	OUT
0	0	0	1	81	129	OUT	OUT	OUT	IN
0	0	1	0	82	130	OUT	IN	OUT	OUT
0	0	1	1	83	131	OUT	IN	OUT	IN
0	1	0	0	88	136	OUT	OUT	IN	OUT
0	1	0	1	89	137	OUT	OUT	IN	IN
0	1	1	0	8A	138	OUT	IN	IN	OUT
0	1	1	1	8B	139	OUT	IN	IN	IN
1	0	0	0	90	144	IN	OUT	OUT	OUT
1	0	0	1	91	145	IN	OUT	OUT	IN
1	0	1	0	92	146	IN	IN	OUT	OUT
1	0	1	1	93	147	IN	IN	OUT	IN
1	1	0	0	98	152	IN	OUT	IN	OUT
1	1	0	1	99	153	IN	OUT	IN	IN
1	1	1	0	9A	154	IN	IN	IN	OUT
1	1	1	1	9B	155	IN	IN	IN	IN

Table 5-3. DIO Port Configurations/Per Group

Notes: 'CU' is PORT C upper nibble, 'CL' is PORT C lower nibble.

#### 5.4.2 Group 1 8255 Configuration & Data

#### **GROUP 1, PORT A DATA**

BADR3 + 4

READ/WRITE

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

#### **GROUP 1, PORT B DATA**

BADR3 + 5

READ/WRITE

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

#### **GROUP 1, PORT C DATA**

BADR3 + 6

READ/WRITE

7	6	5	4	3	2	1	0
C8	C7	C6	C5	C4	C3	C2	C1
CH4	CH3	CH2	CH1	CL4	CL3	CL2	CL1

#### **GROUP 1 CONFIGURE**

BADR3 + 7

READ/WRITE

7	6	5	4	3	2	1	0
MS	M3	M2	А	СН	M1	В	CL

#### 5.4.3 Group 2 8255 Configuration & Data

#### **GROUP 2, PORT A DATA**

BADR3 + 8

**READ/WRITE** 

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

#### **GROUP 2, PORT B DATA**

BADR3 + 9

READ/WRITE

	7	6	5	4	3	2	1	0
]	D7	D6	D5	D4	D3	D2	D1	D0

#### **GROUP 2, PORT C DATA**

BADR3 + A hex

READ/WRITE

7	6	5	4	3	2	1	0
C8	C7	C6	C5	C4	C3	C2	C1
CH4	CH3	CH2	CH1	CL4	CL3	CL2	CL1

#### **GROUP 2 CONFIGURE**

BADR3 + B hex

READ/WRITE

7	6	5	4	3	2	1	0
MS	M3	M2	А	CH	M1	В	CL

#### 5.4.4 Group 3 8255 Configuration & Data

#### **GROUP 3, PORT A DATA**

BADR3 + C hex

READ/WRITE

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

#### **GROUP 3, PORT B DATA**

#### BADR3 + D hex

READ/WRITE

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

#### **GROUP 3, PORT C DATA**

BADR3 + E hex READ/WRITE

Ē								
	7	6	5	4	3	2	1	0
ſ	C8	C7	C6	C5	C4	C3	C2	C1
	CH4	CH3	CH2	CH1	CL4	CL3	CL2	CL1

#### **GROUP 3 CONFIGURE**

BADR3 + F hex

READ/WRITE

7	6	5	4	3	2	1	0
MS	M3	M2	А	СН	M1	В	CL

#### 5.4.5 8254 Configuration & Data

#### **COUNTER 1 DATA**

BADR3 + 10 hex READ/WRITE

-								
	7	6	5	4	3	2	1	0
	D7	D6	D5	D4	D3	D2	D1	D0

The 82C54 counters 1 and 2 have been configured in hardware to produce a 32-bit counter for use in interrupt generation. This register provides access to the *lower* 16 data bits. Since the interface to the 82C54 is only 8-bits wide, write counter data in two bytes; low byte first, followed by the high byte.

#### **COUNTER 2 DATA**

BADR3 + 11 hex RFAD/WRITE

KLAI	<i>)</i> / // I							
7	1	6	5	4	3	2	1	0
D	7	D6	D5	D4	D3	D2	D1	D0

The 82C54 counters 1 and 2 have been configured in hardware to produce a 32-bit counter for use in interrupt generation. This register provides access to the *upper* 16 data bits. Since the interface to the 82C54 is only 8-bits wide, write counter data in two bytes; low byte first, followed by the high byte.

#### **COUNTER CONFIGURATION**

BADR3 + 13 hex

READ/WRITE

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

This register is used to set the operating modes of each of the 82C54's counters. Configure the counters by writing mode information to the Configure register, followed by the count information written to the specific counter (data) registers. Refer to the Celeritous 82C54 data sheets for more detailed information.

#### 5.4.6 8255 Interrupt Source Configure

BADR3 + 14 hex

**READ/WRITE** 

KEAD/WI	NIL							
7	6	5	4	3	2	1	0	
DIRQ1	DIRQ0	CIRQ1	CIRQ0	BIRQ1	BIRQ0	AIRQ1	AIRQ0	
DIRQ1	When this bit is set, the 8255 in Group 3 will generate an interrupt on INTRB if INTEN in BASE +15 hex is also set.							
DIRQ0	When this INTRA if			-	-	an interrup	ot on	
CIRQ1	When this INTRB if I			-	0	an interrup	ot on	
CIRQ0	When this INTRA if			-	-	an interrup	ot on	
BIRQ1	When this INTRB if I			Group 1 wi hex is also	-	an interrup	ot on	
BIRQ0	When this INTRA if			-	-	an interrup	ot on	
AIRQ1	When this INTRB if I			Group 0 wi hex is also	-	an interrup	ot on	
AIRQ0	When this INTRA if			-	-	an interrup	ot on	

#### 5.4.7 Counter Interrupt Source Configure

BADR3 + 15 hex READ/WRITE

7	6	5	4	3	2	1	0
Х	X	Х	Х	Х	INTEN	CTRIR	CTR1

INTEN Enables or disabled interrupts. 1 = enabled, 0 = disabled

CTRIR Enables or disables the counters as an interrupt source. 1 = counters may generate interrupts. 0 = counters cannot generate interrupts.

CTR1 Controls whether counter 2 is the interrupt source, or counter 1 is the interrupt source. When CTR1 is set to 1, the interrupt source is counter 2 and counter 1 acts as a prescaler for counter 2. When CTR1 is set to 0, the interrupt source is counter 1. (Counter 3 is not used.)

# **6** SPECIFICATIONS

# **Power Consumption**

+5V	150 mA max

# **Digital Input / Output**

Digital Type	Four 82C55
Number of I/O	96
Configuration per 82C55	• 2 banks of 8 and 2 banks of 4, or
	• 3 banks of 8, or
	2 banks of 8 with handshake
Output High	3.0 volts min @ -2.5mA
Output Low	0.4 volts max @ 2.5mA
Input High	2.0 volts min, 5.5 volts absolute max
Input Low	0.8 volts max, -0.5 volts absolute min
Power-up / reset state	Input mode (high impedance)
Pull-Up/Pull-Down Resistors	User installed. Dual footprint allows pull-up
	or pull-down configuration

# **Counter Section**

Counter type	82C54
Configuration	3 counters, 16 bits each
Counter 1	Source: 2 MHz (crystal osc./8)
	Gate: Tied to +5V
	Output: Selectable Interrupt source
Counter 2	Source: Counter 1 OUT
	Gate: Tied to +5V
	Output: Selectable Interrupt source
Counter 3 - Not used	Source:
	Gate
	Output:

# Interrupts

The interrupt control registers function with the four 82C55 devices and the 82C54 counter timer to provide interrupt sources.

Interrupt	INTA# - mapped to IRQn via PCI BIOS at boot-time		
PCI Interrupt enable	Programmable through PLX9052 INTCSR		
Interrupt polarity	High or low level. Programmable through PLX9052		
	Rising / falling edge. Programmable through PLX-9052		
Interrupt sources	1. 82C55 in Mode 1 or Mode 2 Interrupt configuration:		
	• First Port C0		
	• First Port C3		
	Second Port C0		
	Second Port C3		
	• Third Port C0		
	• Third Port C3		
	• Fourth Port C0		
	• Fourth Port C3		
	Note: Any interrupt source above can be individually		
	enabled.		
	2. 82C54 Counter		
	Counter 1 OUT		
	Counter 2 OUT		
	Note: Counters 1 and 2 interrupts are exclusive. Only		
	one counter can be enabled as an interrupt source at any		
	given time.		

# **Crystal Oscillator**

Oscillator type	AT-cut crystal
Frequency	16 MHz
Frequency stability	±100 ppm

# Environmental

Operating temperature range	0 to 70°C
Storage temperature range	-40 to 70°C
Humidity	0 to 95% non-condensing

# **Mechanical**

Card dimensi	ons PCI short card: 13	86.0mm(L) x 100.6mm(V	V) x11.00mm(H)
--------------	------------------------	-----------------------	----------------

# 7 ELECTRONICS AND INTERFACING

This brief introduction to the electronics most often needed by digital I/O board users covers a few key concepts.

#### **IMPORTANT NOTE**

WHENEVER AN 82C55 IS POWERED-ON OR RESET, ALL PINS ARE SET TO HIGH-IMPEDANCE INPUT. FOLLOWING STANDARD TTL FUNCTIONALITY, THESE INPUTS WILL TYPICALLY FLOAT HIGH, AND MAY HAVE ENOUGH DRIVE CURRENT TO TURN ON EXTERNAL DEVICES.

The implications of this is that if you have output devices such as solid state relays, they may be switched on whenever the computer is powered on or reset. To prevent unwanted switching and to drive all outputs to a known state after power on or reset, pull all pins either high or low through a 2.2 K resistor.

### 7.1 PULL UP & PULL DOWN RESISTORS

Whenever the board is powered on or reset, the control register is set to a known state. That state is all ports go to the input state.

The nature of the input means it will typically float high. However, depending on the drive requirements of the device you are driving, they may float up or down. Which way they float is dependent on the characteristics of the circuit and the electrical environment; and may be unpredictable. This is why it often appears that the board outputs have gone 'high' after power up. The result is that the controlled device gets turned on. That is why you need pull up/down resistors.

Shown in Figure 7-1 is an 82C55 digital output with a pull-up resistor attached.

The pull-up resistor provides a reference to +5V. The value of 2.2K ohms requires only 2.3 mA of drive current.

If the board is reset and enters high impedance input, the line is pulled high. At that point, both the board AND the device being controlled will sense a high signal




Figure 7-1. Pull-up Resistor

If the board is in output mode, the board has enough power to override the pull-up/down resistor's high signal and drive the line to 0 volts. If the output circuit asserts a high signal, the pull-up resistor guaranties that the line goes to +5 V.

Of course, a pull-down resistor accomplishes the same task except that the line is pulled low when the board is reset. The board has enough power to drive the line high.

The PCI-DIO96 series boards are equipped with positions for pull-up/down resistors Single Inline Packages (SIPs). The positions, marked PORT#A, B and C, are located adjacent to the I/O connectors.

A 2.2K, 8-resistor SIP is made of eight 2.2K resistors all connected with one side to a single common point, the other side of each to a pin protruding from the SIP. The common line to which all resistors are connected also protrudes from the SIP. The common line is marked with a dot and is at one end of the SIP.

The SIP may be installed as pull-up or pull-down. At each location, PORT#A, B & C on the PCI-DIO96 series boards, there are 10 holes in a line. One end of the line is +5V, the other end is GND. They are marked HI and LO respectively. The eight holes in the middle are connected to the eight lines of a port 1 through 4, A, B, or C.

A resistor value of 2.2K is recommended. Use other values only if you have calculated the necessity of doing so.

#### UNCONNECTED INPUTS FLOAT

Keep in mind that unconnected inputs float (typically, but not reliably, high). If you are using the PCI-DIO96 board for input, and have unconnected inputs, ignore the data from those lines.

You do not have to tie input lines, and unconnected lines will not affect the performance of connected lines. Just make sure that you mask out any unconnected bits in software!

#### 7.2 TTL TO SOLID STATE RELAYS

Many applications require digital outputs to switch AC and DC voltage motors on and off, or to monitor AC and DC voltages. These AC and high DC voltages cannot be controlled or read directly by the TTL digital lines of a PCI-DIO96.

**Solid State Relays**, such as those available from OMEGA Engineering Inc. allow control and monitoring of AC and high DC voltages and provide up to 4000VAC isolation. Solid State Relays (SSRs) are the recommended method of interfacing to AC and high DC signals.

The most convenient way to use solid state relays and a PCI-DIO96 board is to use a Solid State Relay Rack. An SSR Rack is a circuit board with input buffer amplifiers that are powerful enough to switch the SSRs. The buffer amplifiers and SSRs are socketed.

The standard buffer amplifiers are inverting types, meaning that a low input from a DIO 82C55 outputs a high to the SSR which turns it on ("closes" the SSR output). If desired, non-inverting amplifiers can be specified.

#### 7.3 VOLTAGE DIVIDERS

If you wish to measure a signal that varies over a range greater than the input range of a digital input, use a voltage divider to drop the voltage of the input signal to the level the digital input can measure.

Ohm's law states:

Voltage = Current \* Resistance

Thus, any variation in the voltage drop for the circuit as a whole will have a *proportional* variation in all the voltage drops in the circuit.

Signal

High

Signal

Signal

Low

Volts

Vin

In a voltage divider, the voltage across one of the resistors in a circuit is proportional to the voltage across the total resistance in the circuit (Figure 7-2).

When designing a voltage divider, choose two resistors with the proper proportions relative to the full scale of the digital input and the maximum signal voltage.

The formula for voltage attenuation is:

SIMPLE VOLTAGE DIVIDER - Vin = R1+R2

R2

V1

V2 Vout

Vout

Board

Input

Ground

R2

Figure 7-2. Voltage Divider

Attenuation =  $\underline{R1+R2}$ <br/>R2The variable Attenuation is the<br/>proportional difference between the<br/>signal voltage max and the full scale of<br/>the analog input.

$$2 = \underline{10K+10K}$$
  
10K  
For example, if the signal varies  
between 0 and 10 volts, and you wish to  
measure that with a PCI-DIO96 board

R1=(A-1)\*R2 with a full scale range of 0 to 5 volts, the *Attenuation* is 2:1, or just 2. For a given attenuation, pick a handy resistor and call it R2, then use this formula to calculate R1.

Digital inputs can readily use voltage dividers. For example, if you wish to measure a digital signal that is at 0 volts when off and 24 volts when on, you cannot connect that directly to the PCI-DIO96 digital inputs. The voltage must be dropped to 5 volts max when on. The Attenuation is 24:5 or 4.8. Use the equation above to find an appropriate R1 if R2 is 1K. Remember that a TTL input is 'on' when the input voltage is greater than 2.5 volts.

#### **IMPORTANT NOTE**

The resistors, R1 and R2, are going to dissipate all the power in the divider circuit according to the equation Current = Voltage / Resistance. The higher the value of the resistance (R1 + R2) the less power dissipated by the divider circuit. Here is a simple rule:

For attenuation of 5:1 or less, no resistor should be < 10K.

For attenuation of greater than 5:1, no resistor should be < 1K.

For Your Notes

For Your Notes

For Your Notes

#### **EC Declaration of Conformity**

PCI-DIO96	Digital I/O board
Part Number	Description

to which this declaration relates, meets the essential requirements, is in conformity with, and CE marking has been applied according to the relevant EC Directives listed below using the relevant section of the following EC standards and other normative documents:

**EU EMC Directive 89/336/EEC**: Essential requirements relating to electromagnetic compatibility.

EU 55022 Class B: Limits and methods of measurements of radio interference characteristics of information technology equipment.

EN 50082-1: EC generic immunity requirements.

**IEC 801-2**: Electrostatic discharge requirements for industrial process measurement and control equipment.

**IEC 801-3**: Radiated electromagnetic field requirements for industrial process measurements and control equipment.

**IEC 801-4**: Electrically fast transients for industrial process measurement and control equipment.

Carl Haapaoja, Director of Quality Assurance

OMEGA Engineering Inc. One OMEGA Drive Stamford, CT 06801 (800) 872-9436 Fax: (203) 359-7700 E-mail: info@omega.com www. omega.com